NOR gate
Digital logic gate
- 3 min read
- 4 chapters
Related on Lably
Through Logic gate, Truth table and AND gate
In most, but not all, circuit implementations, the negation comes for free—including CMOS and TTL. In such logic families, OR is the more complicated operation; it may use a NOR followed by a NOT. A significant exception is some forms of the domino logic family.
Symbols
There are three symbols for NOR gates: the American (ANSI or 'military') symbol and the IEC ('European' or 'rectangular') symbol, as well as the deprecated DIN symbol. For more information see logic gate symbols. The ANSI symbol for the NOR gate is a standard OR gate with an inversion bubble connected. The bubble indicates that the function of the or gate has been inverted.
Sign in to keep reading
3 more chapters are free with a Lably account.
Hardware description and pinout
NOR Gates are basic logic gates, and as such they are recognised in TTL and CMOS ICs. The standard, 4000 series, CMOS IC is the 4001, which includes four independent, two-input, NOR gates. The pinout diagram is as follows:
Availability
These devices are available from most semiconductor manufacturers such as Fairchild Semiconductor, Philips or Texas Instruments. These are usually available in both through-hole DIP and SOIC format. Datasheets are readily available in most datasheet databases.
In the popular CMOS and TTL logic families, NOR gates with up to 8 inputs are available:
- CMOS
- 4001: quad 2-input NOR gate
- 4025: triple 3-input NOR gate
- 4002: dual 4-input NOR gate
- 4078: single 8-input NOR gate
- TTL
- 7402: quad 2-input NOR gate
- 7427: triple 3-input NOR gate
- 7425: dual 4-input NOR gate (with strobe, obsolete)
- 74260: dual 5-Input NOR gate
- 744078: single 8-input NOR gate
In the older RTL and ECL families, NOR gates were efficient and most commonly used.
Implementations
The left diagram above show the construction of a 2-input NOR gate using NMOS logic circuitry. If either of the inputs is high, the corresponding N-channel MOSFET is turned on and the output is pulled low; otherwise the output is pulled high through the pull-up resistor. In the CMOS implementation on the right, the function of the pull-up resistor is implemented by the two p-type transistors in series on the top.
In CMOS, NOR gates are less efficient than NAND gates. This is due to the faster charge mobility in n-MOSFETs compared to p-MOSFETs, so that the parallel connection of two p-MOSFETs realised in the NAND gate is more favourable than their series connection in the NOR gate. For this reason, NAND gates are generally preferred over NOR gates in CMOS circuits.
Functional completeness
The NOR gate has the property of functional completeness, which it shares with the NAND gate. That is, any other logic function (AND, OR, etc.) can be implemented using only NOR gates. An entire processor can be created using NOR gates alone. The original Apollo Guidance Computer used 4,100 integrated circuits (IC), each one containing only two 3-input NOR gates.
As NAND gates are also functionally complete, if no specific NOR gates are available, one can be made from NAND gates using NAND logic.